



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re United States Patent Application of: / Docke

Docket No.:

2771-546-CIP1

Applicants:

DIMEO JR., Frank, et al.

Conf. No.:

8335

Application No.:

10/784,606

Art Unit:

2856

Date Filed:

February 23, 2004

Examiner:

Customer No.:

Jacques M. Saint

Surin

Title:

NICKEL-COATED FREE-

STANDING SILICON

CARBIDE STRUCTURE FOR

SENSING FLUORO OR HALOGEN SPECIES IN SEMICONDUCTOR

PROCESSING SYSTEMS, AND PROCESSES OF MAKING SAME 23448

FIRST CLASS MAIL CERTIFICATE

I hereby certify that I am mailing the attached documents to the Commissioner for Patents on the date specified, in an envelope addressed to Mail Stop Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313, First Class Mailed under

provisions of 37 CFR 1/8.

Kate Pope

May 2, 2007 Date of Mailing

SIXTH SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT IN U.S. PATENT APPLICATION NO. 10/784,606

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

Sir:

Pursuant to 37 C.F.R. §1.56, the attention of the Patent and Trademark Office is hereby directed to the reference(s) listed on the attached PTO/SB/08A. One copy of each each non-patent

reference cited is attached. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a Final Rejection or Notice of Allowance.

- a. I hereby certify that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. §1.97(e)(1).
- I hereby certify that no item of information in this Information Disclosure
 Statement was cited in a communication from a foreign patent office in a
 counterpart foreign application or, to my knowledge after making reasonable
 inquiry, was known to any individual designated in 37 CFR §1.56(c) more than
 three months prior to the filing of this Information Disclosure Statement. 37
 C.F.R. §1.97(e)(2).
- c. Attached is credit card form in the amount of \$180.00 in payment of the fee under 37 C.F.R. §1.17(p).

Respectfully submitted,

Reg. No. 46,182

Attorney for Applicants

INTELLECTUAL PROPERTY/ TECHNOLOGY LAW Phone: (919) 419-9350 Fax: (919) 419-9354

Attorney File No.: 2771-546-CIP1

Enclosures:
IDS Forms [2 pg(s).]
Non-Patent References [9 pgs.]
Return Postcard

PTO/SB/08a (09-06)

Approved for use through 03/31/2007. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Complete if Known

Substitute for form 1449A/PTO

Application Number 10/784,606

SIXTH SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet 1 of 2 Attorney Docket Number 2771-546-CIP1

Complete if Known			
Application Number	10/784,606		
Filing Date	2/23/2004		
First Named Inventor	Dimeo Jr. et al.		
Art Unit	2856		
Examiner Name	Jacques M. Saint Surin		
Attorney Docket Number	2771-546-CIP1		
	Application Number Filing Date First Named Inventor Art Unit Examiner Name		

			U.S. PATENT	DOCUMENTS	
Examiner	Cite	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
Initials*	No.1	Number - Kind Code ^{2 (if known)}		Applicant of Cited Document	
	CC	US- 6,443,179 - B1	09-03-2002	Benavides, Gilbert L., et al.	•
	CD	US- 5,434,551 - A	07-18-1995	Chen, I-Cherng, et al.	
	CE	US- 5,693,545 - A	12-02-1997	Chung, Young Sir, et al.	
······································	CF	US- 6,179,413 - B1	01-30-2001	Coulman, Donald J., et al.	
	CG	US- 5,602,051 - A	02-11-1997	Cronin, John E., et al.	
	СН	US- 6,274,198 - B1	08-14-2001	Dautartas, Mindaugas Fernand	**************************************
	CI	US- 6,383,401 - B1	05-07-2002	Labzentis, Daniel P., et al.	
	CJ	US- 5,907,765 - A	05-25-1999	Lescouzeres, Lionel, et al.	
	СК	US- 6,093,308 - A	07-25-2000	Lewis, Nathan S., et al.	
	CL	US- 5,098,864 - A	03-24-1992	Mahulikar, Deepak	
	СМ	US- 6,171,378 - B1	01-09-2001	Manginell, Ronald P., et al.	**************************************
	CN	US- 6,100,587 - A	08-08-2000	Merchant, Sailesh Mansinh, et al.	
	СО	US- 3,999,947 - A	12-28-1976	Mihara, Toshihiro, et al.	
	СР	US- 6,284,666 - B1	09-04-2001	Naeem, Munir D., et al.	
	cq	US- 6,618,174 - B2	09-09-2003	Parker, William P., et al.	
	CR	US- 4,872,759 - A	10-10-1989	Stich-Baumeister, Eva-M., et al.	#\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
	cs	US- 6,236,046 - B1	05-22-2001	Watabe, Yoshifumi, et al.	etantida
	İ	US-			4

	FOREIGN PATENT DOCUMENTS					
Examiner Initials*	Cite No.1	Foreign Patent Document Country Code ³ - Number ⁴ - Kind Code ⁵ (<i>if known</i>)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T [®]

Examiner	Date	
Signature	Considered	

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. \(^1\)Applicant's unique citation designation number (optional). \(^2\)See Kinds Codes of USPTO Patent Documents at \(\frac{\text{www.uspto.gov}}{\text{uspto.gov}}\) or MPEP 901.04. \(^3\)Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). \(^4\)For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. \(^5\)Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. \(^6\)Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Approved for use through 03/31/2007. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. Complete if Known Substitute for form 1449B/PTQ Application Number 10/784,606 SIXTH SUPPLEMENTAL Filing Date 2/23/2004 INFORMATION DISCLOSURE First Named Inventor Dimeo Jr. et al. STATEMENT BY APPLICANT Art Unit Examiner Name Jacques M. Saint Surin (Use as many sheets as necessary) Sheet 2 Attorney Docket Number 2771-546-CIP1

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
	СТ	VAN ZANT, PETER, Chapter 8: The ten-step patterning process — Surface preparation to exposure, Microchip Fabrication: A Practical Guide to Semiconductor Processing, 5th Ed., 2004, Page(s) 197-203, Publisher: McGraw-Hill, Published in: New York, NY	
			-
70150F-97811111554111111111111111111111111111111			

Examiner	Date	
Signature	Considered	
	·	*************************************

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Microchip Fabrication

A Practical Guide to Semiconductor Processing

Peter Van Zant

Fifth Edition

McGraw-Hill

New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore Sydney Toronto

Library of Congress Cataloging-in-Publication Data

Van Zant, Peter.

Microchip fabrication / Peter Van Zant .-- 5th ed.

p. cm.

Includes index.

ISBN 0-07-143241-8

 Semiconductors—Design and construction. 2. Integrated circuits—Design and construction. I. Title.

TK7871.85.V36 2004 621.3815'2—dc22

2004040287

Copyright © 2004, 2000, 1997, 1984 by The McGraw-Hill Companies, Inc. All rights reserved. Printed in the United States of America. Except as permitted under the United States Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a data base or retrieval system, without the prior written permission of the publisher.

1 2 3 4 5 6 7 8 9 0 DOC/DOC 0 1 0 9 8 7 6 5 4

ISBN 0-07-143241-8

The sponsoring editor for this book was Stephen S. Chapman and the production supervisor was Pamela Pelton. It was set in Century Schoolbook by J. K. Eckert & Company, Inc.

Printed and bound by R. R. Donnelley.

McGraw-Hill books are available at special quantity discounts to use as premiums and sales promotions, or for use in corporate training programs. For more information, please write to the Director of Special Sales, McGraw-Hill Professional, Two Penn Plaza, New York, NY 10121-2298. Or contact your local bookstore.

This book is printed on recycles, acid-free paper containing a minimum of 50% recycled, de-inked fiber.

Information contained in this work has been obtained by The McGraw-Hill Companies, Inc. ("McGraw-Hill") from sources believed to be reliable. However, neither McGraw-Hill nor its authors guarantee the accuracy or completeness of any information published herein and neither McGraw-Hill nor its authors shall be responsible for any errors, omissions, or damages arising out of use of this information. This work is published with the understanding that McGraw-Hill and its authors are supplying information but are not attempting to render engineering or other professional services. If such services are required, the assistance of an appropriate professional should be sought.

This edition is a
Marilyn (Van Z
Marilyn is my l
my good friend,
confidant. Than
For over twen
collaborator, bu
business counse
greatly apprecia

: Assuring Precise Process Gas Flows," Semiconushing, October 1985, p. 72. Systems," Semiconductor International, Septem.

Edge Furnace Technology," Semiconductor Intertember 1993, p. 46. fusion Furnaces," Semiconductor International.

Edge Furnace Technology," Semiconductor Interstember 1993, p. 46.

Meet Diverse Thermal Processing Needs," Semiising: A Progress Report," Semiconductor Interna-997, p. 86. 1993, p. 68. Acceptance," Semiconductor International, March

and J. Kuehne, RTP: "Key to Future Semiconducinology, PennWell Publishing, May 1994, p. 37.

ssing: A Progress Report," Semiconductor Interna-· 1993, p. 69. nds in High-Pressure Oxidation," Microelectronic on Principles, John Wiley and Sons, 1994, p. 466.

onibus, "High-Pressure and High-Temperature Furply-Buffered LOCOS," Semiconductor International

ends in High-Pressure Oxidation," Microelectronic hin Silicon Oxides by Wet Oxidation, Semiconductor er 1988, p. 8. p. 44.

ssing for the VLSI Era, p. 226. ssing for the VLSI Era, p. 210.
tion Principles, John Wiley & Sons, Inc., New York

trics in CMOS and DRAMs," Semiconductor Interno pril 1994, p. 57.

Chapter

The Ten-Step Patterning **Process—Surface Preparation** to Exposure

Overview

Patterning is the series of processes that establishes the shapes, dimarsions, and placement of the required physical "parts" (componemes of the IC in and on the wafer surface layers. This chapter presents the first four steps of a basic ten-step photo process and a discustion of photoresist chemistry.

Objectives

tromcompletion of this chapter, you should be able to:

Likechiwafer cross sections showing the basic ten-step photomask-

plain the reaction of negative and positive photoresists to light.

Lescribe the correct resist and mask polarities required to produce desandvalands in wafer surface layers.

in Cash of the major process options for each of the ten basic

tunche list in objective 4 the processes used to pattern fea-dendered and submicron sizes.

Lie leed for, and process steps used in, double masking, the slet processing, and planarization techniques.

Lie lie of antireflective coatings and contrast enhance-patterning of "small" feature sizes.

- 8. List the optical and nonoptical methods used for alignment and exposure.
- 9. Compare the equipment and advantages of each alignment and exposure method.

Introduction

Patterning is one of the basic operations. At the end of the operation, a surface layer is left with either a hole or an island. (See Fig. 8.1.) Patterning is also called photolithography, photomasking, masking, oxide removal (OR)), metal removal (MR), and microlithography.

Patterning is one of the most critical operations in semiconductor processing. It is the process that sets the surface (horizontal) dimensions on the various parts of the devices and circuits. The goal of the operation is twofold. First is to create, in and on the wafer surface, a pattern with the dimensions established in the design phase of the IC or device. This goal is referred to as the *resolution* of the images on the wafer.

The second goal is the correct placement of the circuit pattern on the wafer. The entire circuit pattern must be correctly placed on the wafer surface relative to the crystal pattern of the wafer substrate, and the individual parts of the circuit must line up relative to each other (Fig. 8.2). This is called *alignment* or *registration* of the various circuit patterns. A typical IC requires 20 to 40 individual patterning (or masking) steps. This registration requirement is similar to the correct alignment of the different floors of a building. It is easy to visualize that misalignment of elevator shafts and stair wells would render the building useless. In a circuit, the effects of misaligned mask layers can cause the entire circuit to fail.

Control of the dimensions and defect levels is difficult, because each step in the patterning process contributes variations. A patterning





Figure 8.1 Basic patterning pro-



process is one of trac patterning processes) alignment, defect con number of steps in ea layers, the masking p

Overview of the Phot

Photolithography is photography and ste reticles or photomasl wafer through the ph

The transfer takes cle or mask is transf resist is a light-sens photographic film. E and properties. In the gion exposed to the insoluble one. Resist chemical change is a tion with chemical layer that correspondent

The second transfwafer surface layer ed for alignment and ex.

each alignment and ex.

e end of the operation, a land. (See Fig. 8.1.) Patasking, masking, oxide lithography.

itions in semiconductor ace (horizontal) dimensircuits. The goal of the on the wafer surface, a design phase of the IC ion of the images on the

ne circuit pattern on the ctly placed on the wafer afer substrate, and the relative to each other on of the various circuit lividual patterning (or is similar to the correct. It is easy to visualize wells would render the ligned mask layers can

difficult, because each triations. A patterning




Figure 8.2 Five mask set silicon gate transistor.

process is one of trade-offs and balancing (see sections on individual patterning processes). In addition to dimensional control and pattern alignment, defect control during the process steps is critical. Given the number of steps in each patterning operation and the number of mask layers, the masking process is the chief source of defects.

Overview of the Photomasking Process

Photolithography is a multistep pattern transfer process similar to photography and stenciling. The required pattern is first formed in reticles or photomasks and transferred into the surface layer(s) of the wafer through the photomasking steps.

The transfer takes place in two steps. First, the pattern on the reticle or mask is transferred into a layer of photoresist (Fig. 8.3). Photoresist is a light-sensitive material similar to the coating on a regular photographic film. Exposure to light causes changes in its structure and properties. In the example in Fig. 8.3, the photoresist in the region exposed to the light was changed from a soluble condition to an insoluble one. Resists of this type are called negatively acting, and the chemical change is called polymerization. Removing the soluble portion with chemical solvents (developers) leaves a hole in the resist layer that corresponds to the opaque pattern on the reticle.

The second transfer takes place from the photoresist layer into the wafer surface layer (Fig. 8.4). The transfer occurs when etchants re-

pro-

Light Field



Dark Field

Photomasking "Hole

Photomasking "Islar

change is photosoduced when a ligh

The result obta combinations of n choice of mask ar sional control and These issues are o

Ten-Step Proces:

Transferring the layer is a multister ance, the wafer so the difficulty and processes are custare variations or trated is shown v

The first image 9, and 10, the ir wafer surface la draw the correst field mask and a the reader mast vanced photolith




Figure 8.3 First pattern transfer—mask/reticle to resist layer.

Chapter 8

200


PROCESS STEP	PURPUSE		
Etch	Top layer of wafer is removed through opening in resist layer.	Wafer	Resist Oxide layer
Photoresist removal (strip)	Remove photoresist layer from wafer.	Wafer	Oxide layer


Figure 8.4 Second pattern transfer—resist layer to surface layer.

move the portion of the wafer's top layer that is not covered by the photoresist. The chemistry of photoresists is such that they do not dissolve (or dissolve slowly) in the chemical etching solutions; they are etch-resistant, hence the name resists or photoresists.


In the examples shown in Figs. 8.3 and 8.4, the result is a hole etched in the wafer layer. The hole came about because the pattern in the mask was opaque to the exposing light. A mask whose pattern exists in the opaque regions is called a *clear-field mask* (Fig. 8.5). The pattern could also be coded in the mask in the reverse, in a dark-field mask. If the same steps were followed, the result of the process would be an island of material left on the wafer surface (Fig. 8.6).

The resist reaction to light just described is a character of negativeacting photo resists. There are also positive-acting photo resists. Within these resists, the light changes the chemical structure from relatively nonsoluble to much more soluble. The term describing this





layer.






e layer.

at is not covered by the such that they do not disching solutions; they are presists.

8.4, the result is a hole at because the pattern in mask whose pattern exield mask (Fig. 8.5). The e reverse, in a dark-field sult of the process would face (Fig. 8.6).

3 a character of negativeive-acting photo resists. chemical structure from The term describing this






Figure 8.6 Photomasking hole and island.

Photomasking "Island"

change is *photosolubilization*. Figure 8.7 shows that an island is produced when a light-field mask is used with a positive photoresist.

The result obtained from the photomasking process from different combinations of mask and resist polarities is shown in Fig. 8.8. The choice of mask and resist polarity is a function of the level of dimensional control and defect protection required to make the circuit work. These issues are discussed in the process sections of the chapter.

Ten-Step Process

Transferring the image from the reticle or mask onto the wafer surface layer is a multistep procedure (Fig. 8.9). Feature size, alignment tolerance, the wafer surface, and the masking layer number all influence the difficulty and steps for a particular masking process. Many photo processes are customized to the particular conditions. However, most are variations or options of a basic ten-step process. The process illustrated is shown with a light-field mask and a negative photoresist.

The first image transfer takes place in steps 1 through 7. In steps 8, 9, and 10, the image is transferred (second image transfer) into the wafer surface layer. The reader is challenged to list the steps and draw the corresponding cross sections using combinations of a dark field mask and a positive photoresist. It is strongly recommended that the reader master this ten-step process before proceeding to the advanced photolithography processes.




Figure 8.7 Image transfer from a light-field mask with a positive photoresist to create an island.

		Photoresist Polarity			
	_	Negative	Positive		
MASK POLARIT	Clear Field	HOLE	ISLAND		
	Dark Field	ISLAND	HOLE		

Figure 8.8 Mask and photoresist polarity results.

Basic Photoresist Chemistry

Photoresists have been used in the printing industry for over a century. In the 1920s, they found wide application in the printed circuit board industry. The semiconductor industry adapted this technology to wafer fabrication in the 1950s. Negative and positive photoresists designed for semiconductor use were introduced by Eastman Kodak and the Shipley Company, respectively, in the late 1950s.

The photoresist is the heart of the masking process. The preparation, bake, exposure, etch, and removal processes are fine-tuned to ac-

PROCESS STEP	Pi
1. Surface Preparation	Clean wafer
2. Photoresist apply	Spin layer on sc
3. Softbake	Parti phot by h
4. Alignment and Exposure	Pro- mar and Ne
5. Development	Rer resi
6. Hard bake	Ac of
7. Develop inspect	lns ali _l
8. Etch	
9. Photoresist removal (strip)	!
10. Final inspection	

Figure 8.9 Ten-step photon




Figure 8.9 Ten-step photomasking process.